CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV_LSB (reference) in projects: u-boot

Searched refs:CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV_LSB (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A D	clk.c	`133 #define CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV_LSB 10 macro 136 (((x) << CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV_LSB) & CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV_MASK)`

Completed in 4 milliseconds