Home
last modified time | relevance | path

Searched refs:CR_C (Results 1 – 8 of 8) sorted by relevance

/u-boot/arch/arm/lib/
A Dcache-cp15.c230 if ((cache_bit == CR_C) && !mmu_enabled()) in cache_enable()
233 if ((cache_bit == CR_C) && !mpu_enabled()) { in cache_enable()
249 if (cache_bit == CR_C) { in cache_disable()
251 if ((reg & CR_C) != CR_C) in cache_disable()
261 if (cache_bit == (CR_C | CR_M)) in cache_disable()
263 if (cache_bit == CR_C) in cache_disable()
320 cache_enable(CR_C); in dcache_enable()
325 cache_disable(CR_C); in dcache_disable()
330 return (get_cr() & CR_C) != 0; in dcache_status()
/u-boot/arch/arm/mach-uniphier/arm32/
A Dlowlevel_init.S24 orr r0, r0, #(CR_C | CR_M) @ enable MMU and Dcache
43 bic r0, r0, #(CR_C | CR_M) @ disable MMU and Dcache
75 orr r0, r0, #(CR_C | CR_M) @ MMU and Dcache enable
A Dpsci_smp.S16 bic r1, r1, #(CR_C | CR_M) @ Disable MMU and Dcache
/u-boot/arch/arm/cpu/armv8/
A Dcache_v8.c486 set_sctlr(get_sctlr() | CR_C); in dcache_enable()
496 if (!(sctlr & CR_C)) in dcache_disable()
499 set_sctlr(sctlr & ~(CR_C|CR_M)); in dcache_disable()
507 return (get_sctlr() & CR_C) != 0; in dcache_status()
A Dcache.S231 movn x1, #(CR_M | CR_C | CR_I)
/u-boot/arch/arm/include/asm/
A Dsystem.h14 #define CR_C (1 << 2) /* Dcache enable */ macro
297 #define CR_C (1 << 2) /* Dcache enable */ macro
/u-boot/arch/arm/cpu/armv7/ls102xa/
A Dcpu.c222 set_cr(get_cr() | CR_C); in enable_caches()
/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
A Dcpu.c634 set_sctlr(get_sctlr() | CR_C); in arch_cpu_init()

Completed in 10 milliseconds