Home
last modified time | relevance | path

Searched refs:CR_M (Results 1 – 10 of 10) sorted by relevance

/u-boot/arch/arm/cpu/armv7/
A Dmpu_v7r.c40 reg &= ~CR_M; in disable_mpu()
51 reg |= CR_M; in enable_mpu()
59 return get_cr() & CR_M; in mpu_enabled()
/u-boot/arch/arm/lib/
A Dcache-cp15.c214 set_cr(reg | CR_M); in mmu_setup()
219 return get_cr() & CR_M; in mmu_enabled()
255 cache_bit |= CR_M; in cache_disable()
261 if (cache_bit == (CR_C | CR_M)) in cache_disable()
/u-boot/arch/arm/mach-uniphier/arm32/
A Dlowlevel_init.S24 orr r0, r0, #(CR_C | CR_M) @ enable MMU and Dcache
43 bic r0, r0, #(CR_C | CR_M) @ disable MMU and Dcache
75 orr r0, r0, #(CR_C | CR_M) @ MMU and Dcache enable
A Dpsci_smp.S16 bic r1, r1, #(CR_C | CR_M) @ Disable MMU and Dcache
/u-boot/arch/arm/include/asm/
A Dsystem.h12 #define CR_M (1 << 0) /* MMU enable */ macro
295 #define CR_M (1 << 0) /* MMU enable */ macro
/u-boot/arch/arm/cpu/armv8/
A Dcache_v8.c422 set_sctlr(get_sctlr() | CR_M); in mmu_setup()
480 if (!(get_sctlr() & CR_M)) { in dcache_enable()
499 set_sctlr(sctlr & ~(CR_C|CR_M)); in dcache_disable()
A Dcache.S231 movn x1, #(CR_M | CR_C | CR_I)
/u-boot/arch/arm/cpu/armv7/ls102xa/
A Dcpu.c205 set_cr(reg | CR_M); in mmu_setup()
/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
A Dcpu.c458 set_sctlr(get_sctlr() | CR_M); in early_mmu_setup()
612 set_sctlr(get_sctlr() | CR_M); in final_mmu_setup()
627 if (get_sctlr() & CR_M) in arch_cpu_init()
/u-boot/arch/arm/mach-imx/
A Dhab.c663 if (is_soc_type(MXC_SOC_MX6) && get_cr() & CR_M) { in imx_hab_authenticate_image()

Completed in 16 milliseconds