Home
last modified time | relevance | path

Searched refs:DDRC_DFITMG1 (Results 1 – 7 of 7) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c45 { DDRC_DFITMG1(0), 0x00080303 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c45 { DDRC_DFITMG1(0), 0x00080303 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c50 { DDRC_DFITMG1(0), 0x00080303 },
A Dlpddr4_timing.c48 { DDRC_DFITMG1(0), 0x00080303 },
/u-boot/board/toradex/colibri_imx7/
A Dimximage.cfg95 /* DDRC_DFITMG1 */
/u-boot/board/novtech/meerkat96/
A Dimximage.cfg83 DATA 4 0x307A0194 0x00030303 // DDRC_DFITMG1
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h436 #define DDRC_DFITMG1(X) (DDRC_IPS_BASE_ADDR(X) + 0x194) macro

Completed in 13 milliseconds