Home
last modified time | relevance | path

Searched refs:DDRC_DFIUPD2 (Results 1 – 7 of 7) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c48 { DDRC_DFIUPD2(0), 0x80000000 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c48 { DDRC_DFIUPD2(0), 0x80000000 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c53 { DDRC_DFIUPD2(0), 0x80000000 },
A Dlpddr4_timing.c51 { DDRC_DFIUPD2(0), 0x80000000 },
/u-boot/board/toradex/colibri_imx7/
A Dimximage.cfg57 /* DDRC_DFIUPD2 */
/u-boot/board/novtech/meerkat96/
A Dimximage.cfg86 DATA 4 0x307A01A8 0x80100004 // DDRC_DFIUPD2
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h441 #define DDRC_DFIUPD2(X) (DDRC_IPS_BASE_ADDR(X) + 0x1a8) macro

Completed in 12 milliseconds