Home
last modified time | relevance | path

Searched refs:DDRC_FREQ1_DRAMTMG7 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c86 { DDRC_FREQ1_DRAMTMG7(0), 0x0000090e },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c86 { DDRC_FREQ1_DRAMTMG7(0), 0x0000090e },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c94 { DDRC_FREQ1_DRAMTMG7(0), 0x0000302 },
A Dlpddr4_timing.c103 { DDRC_FREQ1_DRAMTMG7(0), 0x0000090e },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h550 #define DDRC_FREQ1_DRAMTMG7(X) (DDRC_IPS_BASE_ADDR(X) + 0x211c) macro

Completed in 12 milliseconds