Home
last modified time | relevance | path

Searched refs:DDRC_FREQ1_INIT4 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c95 { DDRC_FREQ1_INIT4(0), 0x00310000 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c95 { DDRC_FREQ1_INIT4(0), 0x00310000 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c84 { DDRC_FREQ1_INIT4(0), 0x00310008 },
A Dlpddr4_timing.c112 { DDRC_FREQ1_INIT4(0), 0x00310008 },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h540 #define DDRC_FREQ1_INIT4(X) (DDRC_IPS_BASE_ADDR(X) + 0x20e0) macro

Completed in 13 milliseconds