Searched refs:DDRC_FREQ2_DRAMTMG0 (Results 1 – 4 of 4) sorted by relevance

/u-boot/board/beacon/imx8mm/
A D	lpddr4_timing.c	100 { DDRC_FREQ2_DRAMTMG0(0), 0x0d0b010c },
/u-boot/board/freescale/imx8mm_evk/
A D	lpddr4_timing.c	100 { DDRC_FREQ2_DRAMTMG0(0), 0x0d0b010c },
/u-boot/board/freescale/imx8mq_evk/
A D	lpddr4_timing.c	117 { DDRC_FREQ2_DRAMTMG0(0), 0x0d0b010c },
/u-boot/arch/arm/include/asm/arch-imx8m/
A D	ddr.h	576 #define DDRC_FREQ2_DRAMTMG0(X) (DDRC_IPS_BASE_ADDR(X) + 0x3100) macro

Completed in 12 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023