Searched refs:DDRC_PCFGQOS0_0 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A D	lpddr4_timing.c	72 { DDRC_PCFGQOS0_0(0), 0x02100e07 },
/u-boot/board/freescale/imx8mm_evk/
A D	lpddr4_timing.c	72 { DDRC_PCFGQOS0_0(0), 0x02100e07 },
/u-boot/board/freescale/imx8mq_evk/
A D	lpddr4_timing_b0.c	124 { DDRC_PCFGQOS0_0(0), 0x00000e00 },
A D	lpddr4_timing.c	89 { DDRC_PCFGQOS0_0(0), 0x00000e00 },
/u-boot/arch/arm/include/asm/arch-imx8m/
A D	ddr.h	521 #define DDRC_PCFGQOS0_0(X) (DDRC_IPS_BASE_ADDR(X) + 0x494) macro

Completed in 12 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023