Home
last modified time | relevance | path

Searched refs:DDRC_PCFGW_0 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c71 { DDRC_PCFGW_0(0), 0x000072ff },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c71 { DDRC_PCFGW_0(0), 0x000072ff },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c121 { DDRC_PCFGW_0(0), 0x000072ff },
A Dlpddr4_timing.c86 { DDRC_PCFGW_0(0), 0x000072ff },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h510 #define DDRC_PCFGW_0(X) (DDRC_IPS_BASE_ADDR(X) + 0x408) macro

Completed in 12 milliseconds