Home
last modified time | relevance | path

Searched refs:DDRC_PERFWR1 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c69 { DDRC_PERFWR1(0), 0x20005574 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c69 { DDRC_PERFWR1(0), 0x20005574 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c113 { DDRC_PERFWR1(0), 0x1000012c },
A Dlpddr4_timing.c78 { DDRC_PERFWR1(0), 0x1000012c },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h470 #define DDRC_PERFWR1(X) (DDRC_IPS_BASE_ADDR(X) + 0x26c) macro

Completed in 12 milliseconds