Home
last modified time | relevance | path

Searched refs:DDRP_ZQXCR0 (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/mips/mach-jz47xx/jz4780/
A Dsdram.c147 clrsetbits_le32(ddr_phy_regs + DDRP_ZQXCR0(0), 0x3ff, in ddr_phy_init()
/u-boot/arch/mips/mach-jz47xx/include/mach/
A Djz4780_dram.h76 #define DDRP_ZQXCR0(n) (0x180 + ((n) * 0x10)) macro

Completed in 5 milliseconds