Home
last modified time | relevance | path

Searched refs:DDR_PLL_CONFIG_PLLPWD_SET (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A Dclk.c79 #define DDR_PLL_CONFIG_PLLPWD_SET(x) \ macro
264 ddr_pll_set(DDR_PLL_CONFIG_PLLPWD_MASK, DDR_PLL_CONFIG_PLLPWD_SET(1)); in qca956x_pll_init()
289 ddr_pll_set(DDR_PLL_CONFIG_PLLPWD_MASK, DDR_PLL_CONFIG_PLLPWD_SET(0)); in qca956x_pll_init()

Completed in 4 milliseconds