Home
last modified time | relevance | path

Searched refs:DE (Results 1 – 13 of 13) sorted by relevance

/u-boot/arch/arm/dts/
A Dsocfpga_cyclone5_de0_nano_soc.dts9 model = "Terasic DE-0(Atlas)";
A Dstm32mp15xx-dhcom-drc02.dts35 * during TX anyway and that it only controls drive enable DE
A Dstm32f746-disco-u-boot.dtsi198 <STM32_PINMUX('K', 7, AF14)>; /* DE */
A Dimx6-apalis.dts488 /* DE */
/u-boot/arch/arm/mach-sunxi/
A Ddram_sunxi_dw.c135 MBUS_CONF( DE, true, HIGHEST, 3, 8192, 6120, 1024); in mctl_set_master_priority_h3()
183 MBUS_CONF( DE, true, HIGH, 2, 8192, 6144, 2048); in mctl_set_master_priority_a64()
213 MBUS_CONF( DE, true, HIGHEST, 3, 3400, 2400, 1024); in mctl_set_master_priority_h5()
246 MBUS_CONF( DE, true, HIGH, 0, 128, 48, 0); in mctl_set_master_priority_r40()
/u-boot/drivers/ddr/marvell/axp/
A Dddr3_read_leveling.c847 dram_info->rl_val[cs][idx][DE] = delay; in ddr3_read_leveling_single_cs_window_mode()
1102 DEBUG_RL_D((u32) dram_info->rl_val[cs][pup][DE], 2); in ddr3_read_leveling_single_cs_window_mode()
1119 MAX_DELAY_INV + dram_info->rl_val[cs][idx][DE]; in ddr3_read_leveling_single_cs_window_mode()
1136 MAX_DELAY + dram_info->rl_val[cs][idx][DE]; in ddr3_read_leveling_single_cs_window_mode()
1158 dram_info->rl_val[cs][idx][DE]; in ddr3_read_leveling_single_cs_window_mode()
A Dddr3_hw_training.h119 #define DE 5 macro
/u-boot/doc/
A DREADME.mpc85xx7 - MSR[DE] must be set
11 To maximize the time during which this requirement is met, U-Boot sets MSR[DE]
A DREADME.odroid171 setenv usbethaddr 02:DE:AD:BE:EF:FF
177 Odroid # setenv usbethaddr 02:DE:AD:BE:EF:FF
A DREADME.socfpga137 Here is an example for the DE-0 Nano SoC after the above rebuild process:
/u-boot/arch/x86/include/asm/arch-apollolake/acpi/
A Dgpio.asl153 /* PERST DE-Assertion */
/u-boot/lib/efi_loader/
A DKconfig272 RFC 4646 format, e.g. "en-US;de-DE". The first language code is used
/u-boot/common/
A Ddlmalloc.src3230 (wmglo@Dent.MED.Uni-Muenchen.DE).

Completed in 21 milliseconds