Home
last modified time | relevance | path

Searched refs:DEF_MOD (Results 1 – 16 of 16) sorted by relevance

/u-boot/drivers/clk/renesas/
A Dr8a7795-cpg-mssr.c126 DEF_MOD("scif5", 202, R8A7795_CLK_S3D4),
139 DEF_MOD("cmt3", 300, R8A7795_CLK_R),
140 DEF_MOD("cmt2", 301, R8A7795_CLK_R),
141 DEF_MOD("cmt1", 302, R8A7795_CLK_R),
142 DEF_MOD("cmt0", 303, R8A7795_CLK_R),
144 DEF_MOD("sdif3", 311, R8A7795_CLK_SD3),
145 DEF_MOD("sdif2", 312, R8A7795_CLK_SD2),
146 DEF_MOD("sdif1", 313, R8A7795_CLK_SD1),
147 DEF_MOD("sdif0", 314, R8A7795_CLK_SD0),
156 DEF_MOD("rwdt", 402, R8A7795_CLK_R),
[all …]
A Dr8a7791-cpg-mssr.c94 DEF_MOD("vcp0", 101, R8A7791_CLK_ZS),
96 DEF_MOD("jpu", 106, R8A7791_CLK_M2),
98 DEF_MOD("tmu1", 111, R8A7791_CLK_P),
99 DEF_MOD("3dg", 112, R8A7791_CLK_ZG),
103 DEF_MOD("tmu3", 121, R8A7791_CLK_P),
104 DEF_MOD("tmu2", 122, R8A7791_CLK_P),
105 DEF_MOD("cmt0", 124, R8A7791_CLK_R),
129 DEF_MOD("cmt1", 329, R8A7791_CLK_R),
132 DEF_MOD("rwdt", 402, R8A7791_CLK_R),
138 DEF_MOD("thermal", 522, CLK_EXTAL),
[all …]
A Dr8a77965-cpg-mssr.c121 DEF_MOD("scif5", 202, R8A77965_CLK_S3D4),
134 DEF_MOD("cmt3", 300, R8A77965_CLK_R),
135 DEF_MOD("cmt2", 301, R8A77965_CLK_R),
136 DEF_MOD("cmt1", 302, R8A77965_CLK_R),
137 DEF_MOD("cmt0", 303, R8A77965_CLK_R),
139 DEF_MOD("sdif3", 311, R8A77965_CLK_SD3),
140 DEF_MOD("sdif2", 312, R8A77965_CLK_SD2),
141 DEF_MOD("sdif1", 313, R8A77965_CLK_SD1),
142 DEF_MOD("sdif0", 314, R8A77965_CLK_SD0),
149 DEF_MOD("rwdt", 402, R8A77965_CLK_R),
[all …]
A Dr8a7790-cpg-mssr.c97 DEF_MOD("jpu", 106, R8A7790_CLK_M2),
99 DEF_MOD("tmu1", 111, R8A7790_CLK_P),
100 DEF_MOD("3dg", 112, R8A7790_CLK_ZG),
105 DEF_MOD("tmu3", 121, R8A7790_CLK_P),
106 DEF_MOD("tmu2", 122, R8A7790_CLK_P),
107 DEF_MOD("cmt0", 124, R8A7790_CLK_R),
127 DEF_MOD("scif2", 310, R8A7790_CLK_P),
137 DEF_MOD("cmt1", 329, R8A7790_CLK_R),
140 DEF_MOD("rwdt", 402, R8A7790_CLK_R),
146 DEF_MOD("thermal", 522, CLK_EXTAL),
[all …]
A Dr8a774e1-cpg-mssr.c130 DEF_MOD("tmu0", 125, R8A774E1_CLK_CP),
145 DEF_MOD("cmt3", 300, R8A774E1_CLK_R),
146 DEF_MOD("cmt2", 301, R8A774E1_CLK_R),
147 DEF_MOD("cmt1", 302, R8A774E1_CLK_R),
148 DEF_MOD("cmt0", 303, R8A774E1_CLK_R),
151 DEF_MOD("sdif3", 311, R8A774E1_CLK_SD3),
152 DEF_MOD("sdif2", 312, R8A774E1_CLK_SD2),
153 DEF_MOD("sdif1", 313, R8A774E1_CLK_SD1),
154 DEF_MOD("sdif0", 314, R8A774E1_CLK_SD0),
160 DEF_MOD("rwdt", 402, R8A774E1_CLK_R),
[all …]
A Dr8a774a1-cpg-mssr.c123 DEF_MOD("tmu0", 125, R8A774A1_CLK_CP),
137 DEF_MOD("cmt3", 300, R8A774A1_CLK_R),
138 DEF_MOD("cmt2", 301, R8A774A1_CLK_R),
139 DEF_MOD("cmt1", 302, R8A774A1_CLK_R),
140 DEF_MOD("cmt0", 303, R8A774A1_CLK_R),
142 DEF_MOD("sdif3", 311, R8A774A1_CLK_SD3),
143 DEF_MOD("sdif2", 312, R8A774A1_CLK_SD2),
144 DEF_MOD("sdif1", 313, R8A774A1_CLK_SD1),
145 DEF_MOD("sdif0", 314, R8A774A1_CLK_SD0),
151 DEF_MOD("rwdt", 402, R8A774A1_CLK_R),
[all …]
A Dr8a7794-cpg-mssr.c90 DEF_MOD("jpu", 106, R8A7794_CLK_M2),
91 DEF_MOD("tmu1", 111, R8A7794_CLK_P),
92 DEF_MOD("3dg", 112, R8A7794_CLK_ZG),
95 DEF_MOD("tmu3", 121, R8A7794_CLK_P),
96 DEF_MOD("tmu2", 122, R8A7794_CLK_P),
97 DEF_MOD("cmt0", 124, R8A7794_CLK_R),
118 DEF_MOD("cmt1", 329, R8A7794_CLK_R),
121 DEF_MOD("rwdt", 402, R8A7794_CLK_R),
126 DEF_MOD("pwm", 523, R8A7794_CLK_P),
130 DEF_MOD("scif5", 714, R8A7794_CLK_P),
[all …]
A Dr8a7796-cpg-mssr.c141 DEF_MOD("cmt3", 300, R8A7796_CLK_R),
142 DEF_MOD("cmt2", 301, R8A7796_CLK_R),
143 DEF_MOD("cmt1", 302, R8A7796_CLK_R),
144 DEF_MOD("cmt0", 303, R8A7796_CLK_R),
146 DEF_MOD("sdif3", 311, R8A7796_CLK_SD3),
147 DEF_MOD("sdif2", 312, R8A7796_CLK_SD2),
148 DEF_MOD("sdif1", 313, R8A7796_CLK_SD1),
149 DEF_MOD("sdif0", 314, R8A7796_CLK_SD0),
155 DEF_MOD("rwdt", 402, R8A7796_CLK_R),
193 DEF_MOD("du2", 722, R8A7796_CLK_S2D1),
[all …]
A Dr8a774b1-cpg-mssr.c112 DEF_MOD("tmu4", 121, R8A774B1_CLK_S0D6),
116 DEF_MOD("tmu0", 125, R8A774B1_CLK_CP),
130 DEF_MOD("cmt3", 300, R8A774B1_CLK_R),
131 DEF_MOD("cmt2", 301, R8A774B1_CLK_R),
132 DEF_MOD("cmt1", 302, R8A774B1_CLK_R),
133 DEF_MOD("cmt0", 303, R8A774B1_CLK_R),
136 DEF_MOD("sdif3", 311, R8A774B1_CLK_SD3),
137 DEF_MOD("sdif2", 312, R8A774B1_CLK_SD2),
138 DEF_MOD("sdif1", 313, R8A774B1_CLK_SD1),
139 DEF_MOD("sdif0", 314, R8A774B1_CLK_SD0),
[all …]
A Dr8a774c0-cpg-mssr.c130 DEF_MOD("tmu0", 125, R8A774C0_CLK_CP),
144 DEF_MOD("cmt3", 300, R8A774C0_CLK_R),
145 DEF_MOD("cmt2", 301, R8A774C0_CLK_R),
146 DEF_MOD("cmt1", 302, R8A774C0_CLK_R),
147 DEF_MOD("cmt0", 303, R8A774C0_CLK_R),
149 DEF_MOD("sdif3", 311, R8A774C0_CLK_SD3),
150 DEF_MOD("sdif1", 313, R8A774C0_CLK_SD1),
151 DEF_MOD("sdif0", 314, R8A774C0_CLK_SD0),
157 DEF_MOD("rwdt", 402, R8A774C0_CLK_R),
184 DEF_MOD("du1", 723, R8A774C0_CLK_S1D1),
[all …]
A Dr8a77990-cpg-mssr.c142 DEF_MOD("cmt3", 300, R8A77990_CLK_R),
143 DEF_MOD("cmt2", 301, R8A77990_CLK_R),
144 DEF_MOD("cmt1", 302, R8A77990_CLK_R),
145 DEF_MOD("cmt0", 303, R8A77990_CLK_R),
147 DEF_MOD("sdif3", 311, R8A77990_CLK_SD3),
148 DEF_MOD("sdif1", 313, R8A77990_CLK_SD1),
149 DEF_MOD("sdif0", 314, R8A77990_CLK_SD0),
155 DEF_MOD("rwdt", 402, R8A77990_CLK_R),
190 DEF_MOD("du1", 723, R8A77990_CLK_S1D1),
191 DEF_MOD("du0", 724, R8A77990_CLK_S1D1),
[all …]
A Dr8a7792-cpg-mssr.c81 DEF_MOD("jpu", 106, R8A7792_CLK_M2),
82 DEF_MOD("tmu1", 111, R8A7792_CLK_P),
83 DEF_MOD("3dg", 112, R8A7792_CLK_ZG),
85 DEF_MOD("tmu3", 121, R8A7792_CLK_P),
86 DEF_MOD("tmu2", 122, R8A7792_CLK_P),
87 DEF_MOD("cmt0", 124, R8A7792_CLK_R),
97 DEF_MOD("cmt1", 329, R8A7792_CLK_R),
98 DEF_MOD("rwdt", 402, R8A7792_CLK_R),
102 DEF_MOD("thermal", 522, CLK_EXTAL),
103 DEF_MOD("pwm", 523, R8A7792_CLK_P),
[all …]
A Dr8a77995-cpg-mssr.c129 DEF_MOD("cmt3", 300, R8A77995_CLK_R),
130 DEF_MOD("cmt2", 301, R8A77995_CLK_R),
131 DEF_MOD("cmt1", 302, R8A77995_CLK_R),
132 DEF_MOD("cmt0", 303, R8A77995_CLK_R),
134 DEF_MOD("emmc0", 312, R8A77995_CLK_SD0),
137 DEF_MOD("rwdt", 402, R8A77995_CLK_R),
153 DEF_MOD("du1", 723, R8A77995_CLK_S1D1),
154 DEF_MOD("du0", 724, R8A77995_CLK_S1D1),
169 DEF_MOD("rpc", 917, R8A77995_CLK_RPC),
175 DEF_MOD("ssi4", 1011, MOD_CLK_ID(1005)),
[all …]
A Dr8a77980-cpg-mssr.c117 DEF_MOD("tmu0", 125, R8A77980_CLK_CP),
128 DEF_MOD("cmt3", 300, R8A77980_CLK_R),
129 DEF_MOD("cmt2", 301, R8A77980_CLK_R),
130 DEF_MOD("cmt1", 302, R8A77980_CLK_R),
131 DEF_MOD("cmt0", 303, R8A77980_CLK_R),
135 DEF_MOD("rwdt", 402, R8A77980_CLK_R),
166 DEF_MOD("gpio5", 907, R8A77980_CLK_CP),
167 DEF_MOD("gpio4", 908, R8A77980_CLK_CP),
168 DEF_MOD("gpio3", 909, R8A77980_CLK_CP),
169 DEF_MOD("gpio2", 910, R8A77980_CLK_CP),
[all …]
A Dr8a77970-cpg-mssr.c113 DEF_MOD("sdif", 314, R8A77970_CLK_SD0),
114 DEF_MOD("rwdt0", 402, R8A77970_CLK_R),
122 DEF_MOD("pwm", 523, R8A77970_CLK_S2D4),
126 DEF_MOD("du0", 724, R8A77970_CLK_S2D1),
134 DEF_MOD("gpio5", 907, R8A77970_CLK_CP),
135 DEF_MOD("gpio4", 908, R8A77970_CLK_CP),
136 DEF_MOD("gpio3", 909, R8A77970_CLK_CP),
137 DEF_MOD("gpio2", 910, R8A77970_CLK_CP),
138 DEF_MOD("gpio1", 911, R8A77970_CLK_CP),
139 DEF_MOD("gpio0", 912, R8A77970_CLK_CP),
[all …]
A Drenesas-cpg-mssr.h97 #define DEF_MOD(_name, _mod, _parent...) \ macro

Completed in 39 milliseconds