Home
last modified time | relevance | path

Searched refs:DMC_CONCONTROL_TIMEOUT_LEVEL0 (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A Dclock_init_exynos5.c251 DMC_CONCONTROL_TIMEOUT_LEVEL0 |
356 DMC_CONCONTROL_TIMEOUT_LEVEL0 |
459 DMC_CONCONTROL_TIMEOUT_LEVEL0 |
A Dexynos5_setup.h107 #define DMC_CONCONTROL_TIMEOUT_LEVEL0 (0xFFF << 16) macro

Completed in 21 milliseconds