Home
last modified time | relevance | path

Searched refs:DPCD_TRAINING_PATTERN_SET (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/video/exynos/
A Dexynos_dp.c314 ret = exynos_dp_write_bytes_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_link_start()
330 ret = exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_training_pattern_dis()
538 DPCD_TRAINING_PATTERN_SET, 5, buf); in exynos_dp_process_clock_recovery()
779 DPCD_TRAINING_PATTERN_SET, &data); in exynos_dp_enable_scramble()
780 exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_enable_scramble()
785 DPCD_TRAINING_PATTERN_SET, &data); in exynos_dp_enable_scramble()
786 exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_enable_scramble()
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dedp_rk3288.h461 #define DPCD_TRAINING_PATTERN_SET (0x0102) macro
/u-boot/arch/arm/mach-exynos/include/mach/
A Ddp.h622 #define DPCD_TRAINING_PATTERN_SET (0x0102) macro
/u-boot/drivers/video/rockchip/
A Drk_edp.c474 ret = rk_edp_dpcd_write(regs, DPCD_TRAINING_PATTERN_SET, &value, 1); in rk_edp_link_train_cr()
554 ret = rk_edp_dpcd_write(regs, DPCD_TRAINING_PATTERN_SET, &value, 1); in rk_edp_link_train_ce()

Completed in 14 milliseconds