Home
last modified time | relevance | path

Searched refs:DQ_NUM (Results 1 – 7 of 7) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
A Dddr3_pbs.c126 for (dq = 0; dq < DQ_NUM; dq++) in ddr3_pbs_tx()
266 [((pup) * DQ_NUM) + in ddr3_pbs_tx()
281 [((pup) * DQ_NUM) + dq]; in ddr3_pbs_tx()
339 for (dq = 0; dq < DQ_NUM; dq++) in ddr3_pbs_tx()
569 for (dq = 0; dq < DQ_NUM; dq++) in ddr3_pbs_rx()
655 DQ_NUM, CS0, in ddr3_pbs_rx()
712 dq < DQ_NUM; dq++) in ddr3_pbs_rx()
778 DQ_NUM) + in ddr3_pbs_rx()
855 for (dq = 0; dq < DQ_NUM; dq++) in ddr3_pbs_rx()
1339 DQ_NUM) + in ddr3_pbs_per_bit()
[all …]
A Dddr3_patterns_64bit.h61 u32 killer_pattern_32b[DQ_NUM][LEN_KILLER_PATTERN] __aligned(32) = {
336 u32 killer_pattern_64b[DQ_NUM][LEN_KILLER_PATTERN] __aligned(32) = {
611 u32 special_pattern[DQ_NUM][LEN_SPECIAL_PATTERN] __aligned(32) = {
911 u32 pbs_dq_mapping[PUP_NUM_64BIT + 1][DQ_NUM] = {
A Dddr3_dqs.c83 extern int per_bit_data[MAX_PUP_NUM][DQ_NUM];
315 u8 analog_pbs[DQ_NUM][MAX_PUP_NUM][DQ_NUM][2]; in ddr3_find_adll_limits()
347 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_find_adll_limits()
379 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_find_adll_limits()
463 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_find_adll_limits()
543 dq < DQ_NUM; in ddr3_find_adll_limits()
578 for (dq = 0; dq < DQ_NUM; in ddr3_find_adll_limits()
669 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_find_adll_limits()
739 DQ_NUM * pup), 2); in ddr3_find_adll_limits()
776 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_find_adll_limits()
[all …]
A Dddr3_sdram.c24 extern u32 pbs_dq_mapping[PUP_NUM_64BIT + 1][DQ_NUM];
28 u32 pbs_locked_dq[MAX_PUP_NUM][DQ_NUM] = { { 0 } };
30 u32 pbs_locked_value[MAX_PUP_NUM][DQ_NUM] = { { 0 } };
32 int per_bit_data[MAX_PUP_NUM][DQ_NUM];
114 for (dq = 0; dq < DQ_NUM; dq++) { in compare_pattern_v1()
287 u32 pbs_write_pup[DQ_NUM] = { 0 }; in ddr3_sdram_pbs_compare()
363 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_sdram_pbs_compare()
392 skew_array[tmp_pup * DQ_NUM + dq] = in ddr3_sdram_pbs_compare()
404 for (dq = 0; dq < DQ_NUM; dq++) { in ddr3_sdram_pbs_compare()
A Dddr3_hw_training.h136 #define DQ_NUM 8 macro
A Dddr3_hw_training.c740 for (dq = 0; dq <= DQ_NUM; in ddr3_save_training()
/u-boot/drivers/ddr/marvell/a38x/
A Dddr3_patterns_64bit.h62 u32 killer_pattern_32b[DQ_NUM][LEN_KILLER_PATTERN] __aligned(32) = {
337 u32 killer_pattern_64b[DQ_NUM][LEN_KILLER_PATTERN] __aligned(32) = {
612 u32 special_pattern[DQ_NUM][LEN_SPECIAL_PATTERN] __aligned(32) = {
912 u32 pbs_dq_mapping[PUP_NUM_64BIT + 1][DQ_NUM] = {

Completed in 21 milliseconds