Home
last modified time | relevance | path

Searched refs:DRAMTMG0_TRAS (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/mach-sunxi/dram_timings/
A Dddr3_1333.c58 DRAMTMG0_TRAS_MAX(trasmax) | DRAMTMG0_TRAS(tras), in mctl_set_timing_params()
A Dlpddr3_stock.c54 DRAMTMG0_TRAS_MAX(trasmax) | DRAMTMG0_TRAS(tras), in mctl_set_timing_params()
A Dddr2_v3s.c55 DRAMTMG0_TRAS_MAX(trasmax) | DRAMTMG0_TRAS(tras), in mctl_set_timing_params()
/u-boot/arch/arm/include/asm/arch-sunxi/
A Ddram_sunxi_dw.h157 #define DRAMTMG0_TRAS(x) ((x) << 0) macro

Completed in 5 milliseconds