Home
last modified time | relevance | path

Searched refs:DRAM_SEL_CFG (Results 1 – 5 of 5) sorted by relevance

/u-boot/arch/arm/include/asm/arch-imx8m/
A Dclock_imx8mm.h89 DRAM_SEL_CFG = 48, enumerator
179 DRAM_SEL_CFG = 48, enumerator
260 DRAM_SEL_CFG = 48, enumerator
A Dclock_imx8mq.h50 DRAM_SEL_CFG = 48, enumerator
/u-boot/arch/arm/mach-imx/imx8m/
A Dclock_imx8mq.c565 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_enable_bypass()
571 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_disable_bypass()
A Dclock_imx8mm.c155 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_enable_bypass()
161 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_disable_bypass()
A Dclock_slice.c471 {DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
930 {DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
1284 {DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
1601 {DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,

Completed in 12 milliseconds