Home
last modified time | relevance | path

Searched refs:EPLL (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-s5pc1xx/include/mach/
A Dclk.h13 #define EPLL 2 macro
/u-boot/arch/arm/mach-exynos/
A Dclock.c199 case EPLL: in exynos4_get_pll_clk()
229 case EPLL: in exynos4x12_get_pll_clk()
260 case EPLL: in exynos5_get_pll_clk()
318 case EPLL: in exynos542x_get_pll_clk()
441 sclk = exynos5_get_pll_clk(EPLL); in exynos5_get_periph_rate()
655 sclk = get_pll_clk(EPLL); in exynos4_get_pwm_clk()
716 sclk = get_pll_clk(EPLL); in exynos4_get_uart_clk()
762 sclk = get_pll_clk(EPLL); in exynos4x12_get_uart_clk()
798 sclk = get_pll_clk(EPLL); in exynos4_get_mmc_clk()
936 sclk = get_pll_clk(EPLL); in exynos4_get_lcd_clk()
[all …]
/u-boot/arch/arm/mach-exynos/include/mach/
A Dclk.h12 #define EPLL 2 macro
/u-boot/arch/arm/mach-s5pc1xx/
A Dclock.c39 case EPLL: in s5pc100_get_pll_clk()
90 case EPLL: in s5pc110_get_pll_clk()
/u-boot/arch/mips/mach-jz47xx/jz4780/
A Dpll.c359 EPLL, enumerator
462 { CPM_I2SCDR, EPLL, 30 }, in pll_init()
477 pll_init_one(EPLL, JZ4780_EPLL_M, JZ4780_EPLL_N, JZ4780_EPLL_OD); in pll_init()
/u-boot/doc/device-tree-bindings/video/
A Dexynos-fb.txt55 samsung,pclk-name: parent clock identifier: 1(MPLL), 2(EPLL), 3(VPLL)

Completed in 9 milliseconds