FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK (reference) in projects: u-boot

Searched refs:FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
A D	immap_lsch3.h	`384 #define FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK 0x00FF0000 macro 388 #define FSL_CHASSIS3_SRDS1_PRTCL_MASK FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK 401 #define FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK 0x001F0000 macro 407 #define FSL_CHASSIS3_SRDS1_PRTCL_MASK FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK`
/u-boot/board/freescale/ls2080aqds/
A D	eth.c	`507 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK) in initialize_dpmac_to_slot() 661 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK) in ls2080a_handle_phy_interface_sgmii() 804 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK) in ls2080a_handle_phy_interface_qsgmii() 869 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK) in ls2080a_handle_phy_interface_xsgmii() 904 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK) in board_eth_init() 1063 srds_s1 = rcw_status & FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_fit_config_name_match()`
/u-boot/board/freescale/ls2080ardb/
A D	eth_ls2080rdb.c	`37 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_eth_init()`
/u-boot/board/freescale/lx2160a/
A D	eth_lx2160ardb.c	`55 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_eth_init()`
A D	eth_lx2160aqds.c	`466 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_eth_init() 934 srds_s1 = rcw_status & FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_fit_config_name_match()`
A D	eth_lx2162aqds.c	`487 FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_eth_init() 951 srds_s1 = rcw_status & FSL_CHASSIS3_RCWSR28_SRDS1_PRTCL_MASK; in board_fit_config_name_match()`

Completed in 13 milliseconds