Home
last modified time | relevance | path

Searched refs:FSL_SRDSCR0_TXEQA_MASK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/powerpc/cpu/mpc85xx/
A Dmpc8536_serdes.c21 #define FSL_SRDSCR0_TXEQA_MASK 0x00007000 macro
117 tmp &= ~FSL_SRDSCR0_TXEQA_MASK; in fsl_serdes_init()
145 tmp &= ~FSL_SRDSCR0_TXEQA_MASK; in fsl_serdes_init()
167 tmp &= ~FSL_SRDSCR0_TXEQA_MASK; in fsl_serdes_init()
195 tmp &= ~FSL_SRDSCR0_TXEQA_MASK; in fsl_serdes_init()
/u-boot/arch/powerpc/cpu/mpc83xx/
A Dserdes.c22 #define FSL_SRDSCR0_TXEQA_MASK 0x00007000 macro
79 FSL_SRDSCR0_TXEQA_MASK | FSL_SRDSCR0_TXEQE_MASK, in fsl_setup_serdes()

Completed in 3 milliseconds