Home
last modified time | relevance | path

Searched refs:HS (Results 1 – 25 of 34) sorted by relevance

12

/u-boot/arch/x86/include/asm/arch-apollolake/acpi/
A Dlpss.asl15 /* LPIO1 HS-UART #1 */
18 Name (_DDN, "Intel(R) HS-UART Controller #1")
21 /* LPIO1 HS-UART #2 */
24 Name (_DDN, "Intel(R) HS-UART Controller #2")
27 /* LPIO1 HS-UART #3 */
30 Name (_DDN, "Intel(R) HS-UART Controller #3")
33 /* LPIO1 HS-UART #4 */
36 Name (_DDN, "Intel(R) HS-UART Controller #4")
/u-boot/doc/device-tree-bindings/usb/
A Ddwc2.txt1 Platform DesignWare HS OTG USB 2.0 controller
19 - "st,stm32f4x9-fsotg": The DWC2 USB FS/HS controller instance in STM32F4x9 SoCs
21 - "st,stm32f4x9-hsotg": The DWC2 USB HS controller instance in STM32F4x9 SoCs
22 configured in HS mode;
23 - "st,stm32f7-hsotg": The DWC2 USB HS controller instance in STM32F7 SoCs
24 configured in HS mode;
/u-boot/board/synopsys/hsdk/
A DKconfig18 bool "ARC HS Development Kit"
20 ARC HS Development Kit based on quard core ARC HS38 processor
A DREADME2 Useful notes on bulding and using of U-Boot on ARC HS Development Kit (AKA HSDK)
7 The DesignWare ARC HS Development Kit is a ready-to-use platform for rapid
/u-boot/arch/arm/dts/
A Domap4-u-boot.dtsi15 /* USB HS */
A Domap3-beagle-xm-ab.dts12 /* HS USB Port 2 Power enable was inverted with the xM C */
A Domap3-evm-common.dtsi16 /* HS USB Port 2 Power */
27 /* HS USB Host PHY on PORT 2 */
A Dstih410-b2260.dts118 label = "HS-I2C2";
125 label = "HS-I2C3";
A Dzynqmp-zcu100-revC.dts198 label = "HS-I2C2";
204 label = "HS-I2C3";
296 label = "HS-SPI1";
A Domap5-u-boot.dtsi118 /* USB HS */
A Domap3-igep0020-common.dtsi46 /* HS USB Port 1 Power */
56 /* HS USB Host PHY on PORT 1 */
A Drk3399-rock960.dts123 /* On High speed expansion (HS-SPI1) */
A Domap3-beagle-xm.dts78 /* HS USB Port 2 Power */
88 /* HS USB Host PHY on PORT 2 */
A Domap3-beagle.dts52 /* HS USB Port 2 Power */
62 /* HS USB Host PHY on PORT 2 */
A Domap4-panda-common.dtsi84 /* HS USB Port 1 Power */
102 /* HS USB Host PHY on PORT 1 */
A Dlogicpd-som-lv.dtsi28 /* HS USB Host PHY on PORT 1 */
/u-boot/drivers/usb/cdns3/
A DKconfig18 This controller supports FF and HS mode. It doesn't support
39 This controller supports FF and HS mode. It doesn't support
/u-boot/doc/chromium/devkeys/
A Dkernel.keyblock4 …^�U™��.f *a��A�T���&[w|��h����بO���塈z�Ř4�cU����K���Eڤ��zPj��o�����HS��u���6�mPH���-�-…
/u-boot/drivers/phy/
A DKconfig163 tristate "STMicroelectronics STM32 SoC USB HS PHY driver"
171 used by an HS USB Host controller, and the second one is shared
172 between an HS USB OTG controller and an HS USB Host controller,
/u-boot/doc/device-tree-bindings/phy/
A Dphy-stm32-usbphyc.txt1 STMicroelectronics STM32 USB HS PHY controller
/u-boot/doc/device-tree-bindings/fsp/fsp2/apollolake/
A Dfsp-s.txt460 - fsps,port-usb20-per-port-pe-txi-set: PerPort HS Pre-emphasis Bias
461 - fsps,port-usb20-per-port-txi-set: PerPort HS Transmitter Bias
462 - fsps,port-usb20-hs-skew-sel: Select the skew direction for HS transition
463 - fsps,port-usb20-i-usb-tx-emphasis-en: PerPort HS Transmitter Emphasis
464 - fsps,port-usb20-per-port-rxi-set: PerPort HS Receiver Bias
465 - fsps,port-usb20-hs-npre-drv-sel: Delay/skew's strength control for HS driver
/u-boot/arch/arm/mach-omap2/am33xx/
A DKconfig59 GP and HS EVM development platforms. The AM335x
239 GP and HS EVM development platforms.The AM437x
/u-boot/drivers/video/nexell/
A Ds5pxx18_dp_mipi.c270 int HS = sync->h_sync_width; in mipi_enable() local
354 HFP, HBP, HS, VFP, VBP, VS, 0); in mipi_enable()
/u-boot/arch/arc/
A DKconfig23 ISA for the Next Generation ARC-HS cores
/u-boot/drivers/usb/gadget/
A DKconfig83 bool "DesignWare USB2.0 HS OTG controller (gadget mode)"
94 bool "DesignWare USB2.0 HS OTG controller 8-bit PHY bus width"

Completed in 19 milliseconds

12