Searched refs:ICPU_GPR (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/mips/mach-mscc/include/mach/
A D	ddr.h	416 writel(readl(BASE_CFG + ICPU_GPR(6)) + 1, BASE_CFG + ICPU_GPR(6)); in hal_vcoreiii_ddr_failed() 810 writel(readl(BASE_CFG + ICPU_GPR(7)) + 1, BASE_CFG + ICPU_GPR(7)); in hal_vcoreiii_init_memctl()
/u-boot/arch/mips/mach-mscc/include/mach/luton/
A D	luton_icpu_cfg.h	10 #define ICPU_GPR(x) (0x4 * (x)) macro
/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
A D	ocelot_icpu_cfg.h	10 #define ICPU_GPR(x) (0x4 * (x)) macro
/u-boot/arch/mips/mach-mscc/include/mach/serval/
A D	serval_icpu_cfg.h	10 #define ICPU_GPR(x) (0x4 * (x)) macro
/u-boot/arch/mips/mach-mscc/include/mach/jr2/
A D	jr2_icpu_cfg.h	11 #define ICPU_GPR(x) (0x4 * (x)) macro
/u-boot/arch/mips/mach-mscc/include/mach/servalt/
A D	servalt_icpu_cfg.h	10 #define ICPU_GPR(x) (0x4 * (x)) macro

Completed in 16 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023