Home
last modified time | relevance | path

Searched refs:ICPU_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA (Results 1 – 5 of 5) sorted by relevance

/u-boot/arch/mips/mach-mscc/include/mach/luton/
A Dluton_icpu_cfg.h209 #define ICPU_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA BIT(11) macro
/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
A Docelot_icpu_cfg.h221 #define ICPU_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA BIT(11) macro
/u-boot/arch/mips/mach-mscc/include/mach/serval/
A Dserval_icpu_cfg.h247 #define ICPU_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA BIT(11) macro
/u-boot/arch/mips/mach-mscc/include/mach/jr2/
A Djr2_icpu_cfg.h255 #define ICPU_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA BIT(11) macro
/u-boot/arch/mips/mach-mscc/include/mach/servalt/
A Dservalt_icpu_cfg.h252 #define ICPU_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA BIT(11) macro

Completed in 21 milliseconds