Searched refs:ICPU_MEMCTRL_TIMING2 (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/mips/mach-mscc/include/mach/luton/
A D	luton_icpu_cfg.h	155 #define ICPU_MEMCTRL_TIMING2 0x250 macro
/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
A D	ocelot_icpu_cfg.h	166 #define ICPU_MEMCTRL_TIMING2 0x12c macro
/u-boot/arch/mips/mach-mscc/include/mach/serval/
A D	serval_icpu_cfg.h	169 #define ICPU_MEMCTRL_TIMING2 0x124 macro
/u-boot/arch/mips/mach-mscc/include/mach/jr2/
A D	jr2_icpu_cfg.h	177 #define ICPU_MEMCTRL_TIMING2 0x14c macro
/u-boot/arch/mips/mach-mscc/include/mach/servalt/
A D	servalt_icpu_cfg.h	174 #define ICPU_MEMCTRL_TIMING2 0x12c macro
/u-boot/arch/mips/mach-mscc/include/mach/
A D	ddr.h	791 writel(MSCC_MEMPARM_TIMING2, BASE_CFG + ICPU_MEMCTRL_TIMING2); in hal_vcoreiii_init_memctl()

Completed in 16 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023