Home
last modified time | relevance | path

Searched refs:ICPU_MEMPHY_CFG (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/mips/mach-mscc/include/mach/
A Dddr.h378 setbits_le32(BASE_CFG + ICPU_MEMPHY_CFG, ICPU_MEMPHY_CFG_PHY_FIFO_RST); in memphy_soft_reset()
380 clrbits_le32(BASE_CFG + ICPU_MEMPHY_CFG, ICPU_MEMPHY_CFG_PHY_FIFO_RST); in memphy_soft_reset()
469 writel(readl(BASE_CFG + ICPU_MEMPHY_CFG) | in hal_vcoreiii_ddr_reset_assert()
470 ICPU_MEMPHY_CFG_PHY_RST, BASE_CFG + ICPU_MEMPHY_CFG); in hal_vcoreiii_ddr_reset_assert()
651 setbits_le32(BASE_CFG + ICPU_MEMPHY_CFG, ICPU_MEMPHY_CFG_PHY_RST); in hal_vcoreiii_ddr_reset_assert()
661 register u32 memphy_cfg = readl(BASE_CFG + ICPU_MEMPHY_CFG); in hal_vcoreiii_ddr_failed()
665 BASE_CFG + ICPU_MEMPHY_CFG); in hal_vcoreiii_ddr_failed()
667 BASE_CFG + ICPU_MEMPHY_CFG); in hal_vcoreiii_ddr_failed()
669 BASE_CFG + ICPU_MEMPHY_CFG); in hal_vcoreiii_ddr_failed()
754 writel(ICPU_MEMPHY_CFG_PHY_SSTL_ENA, BASE_CFG + ICPU_MEMPHY_CFG); in hal_vcoreiii_init_memctl()
[all …]
/u-boot/arch/mips/mach-mscc/include/mach/luton/
A Dluton_icpu_cfg.h219 #define ICPU_MEMPHY_CFG 0x278 macro
/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
A Docelot_icpu_cfg.h231 #define ICPU_MEMPHY_CFG 0x160 macro
/u-boot/arch/mips/mach-mscc/include/mach/serval/
A Dserval_icpu_cfg.h270 #define ICPU_MEMPHY_CFG 0x158 macro
/u-boot/arch/mips/mach-mscc/include/mach/jr2/
A Djr2_icpu_cfg.h278 #define ICPU_MEMPHY_CFG 0x180 macro
/u-boot/arch/mips/mach-mscc/include/mach/servalt/
A Dservalt_icpu_cfg.h275 #define ICPU_MEMPHY_CFG 0x160 macro

Completed in 15 milliseconds