Home
last modified time | relevance | path

Searched refs:ICPU_RESET_MEM_RST_FORCE (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/mips/mach-mscc/include/mach/
A Dddr.h474 ICPU_RESET_MEM_RST_FORCE, BASE_CFG + ICPU_RESET); in hal_vcoreiii_ddr_reset_assert()
652 setbits_le32(BASE_CFG + ICPU_RESET, ICPU_RESET_MEM_RST_FORCE); in hal_vcoreiii_ddr_reset_assert()
749 clrbits_le32(BASE_CFG + ICPU_RESET, ICPU_RESET_MEM_RST_FORCE); in hal_vcoreiii_init_memctl()
/u-boot/arch/mips/mach-mscc/include/mach/luton/
A Dluton_icpu_cfg.h18 #define ICPU_RESET_MEM_RST_FORCE BIT(0) macro
/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
A Docelot_icpu_cfg.h18 #define ICPU_RESET_MEM_RST_FORCE BIT(0) macro
/u-boot/arch/mips/mach-mscc/include/mach/serval/
A Dserval_icpu_cfg.h18 #define ICPU_RESET_MEM_RST_FORCE BIT(0) macro
/u-boot/arch/mips/mach-mscc/include/mach/jr2/
A Djr2_icpu_cfg.h19 #define ICPU_RESET_MEM_RST_FORCE BIT(0) macro
/u-boot/arch/mips/mach-mscc/include/mach/servalt/
A Dservalt_icpu_cfg.h18 #define ICPU_RESET_MEM_RST_FORCE BIT(0) macro

Completed in 16 milliseconds