Home
last modified time | relevance | path

Searched refs:IOADDR (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/configs/
A Dxtfpga.h133 #define CONFIG_SYS_FPGAREG_DATE IOADDR(0x0D020000)
145 #define CONFIG_SYS_FPGAREG_FREQ IOADDR(0x0D020004) /* CPU clock frequency*/
154 #define CONFIG_SYS_FPGAREG_DIPSW IOADDR(0x0D02000C)
165 #define CONFIG_SYS_FPGAREG_RESET IOADDR(0x0D020010) /* Reset board .. */
174 #define CONFIG_SYS_NS16550_COM1 IOADDR(0x0D050020) /* Base address */
185 #define CONFIG_SYS_ETHOC_BASE IOADDR(0x0d030000)
186 #define CONFIG_SYS_ETHOC_BUFFER_ADDR IOADDR(0x0D800000)
198 # define CONFIG_SYS_FLASH_BASE IOADDR(0x08000000)
204 # define CONFIG_SYS_FLASH_BASE IOADDR(0x00000000)
205 # define CONFIG_SYS_MONITOR_BASE IOADDR(0x06000000)
[all …]
/u-boot/arch/xtensa/include/asm/
A Daddrspace.h25 #define IOADDR(x) (CONFIG_SYS_IO_BASE + (x)) macro

Completed in 758 milliseconds