J721E_SERDES0_LANE1_PCIE0_LANE1 (reference) in projects: u-boot

Searched refs:J721E_SERDES0_LANE1_PCIE0_LANE1 (Results 1 – 3 of 3) sorted by relevance

/u-boot/include/dt-bindings/mux/
A D	ti-serdes.h	`17 #define J721E_SERDES0_LANE1_PCIE0_LANE1 0x1 macro`
/u-boot/arch/arm/dts/
A D	k3-j721e-common-proc-board.dts	`347 idle-states = <J721E_SERDES0_LANE0_PCIE0_LANE0>, <J721E_SERDES0_LANE1_PCIE0_LANE1>,`
A D	k3-j721e-main.dtsi	`73 idle-states = <J721E_SERDES0_LANE0_PCIE0_LANE0>, <J721E_SERDES0_LANE1_PCIE0_LANE1>,`

Completed in 5 milliseconds