Home
last modified time | relevance | path

Searched refs:KS2_DDR3_PLLCTRL_PHY_RESET (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-keystone/
A Dddr3.c367 tmp |= KS2_DDR3_PLLCTRL_PHY_RESET; in ddr3_reset_ddrphy()
375 tmp &= ~KS2_DDR3_PLLCTRL_PHY_RESET; in ddr3_reset_ddrphy()
/u-boot/arch/arm/mach-keystone/include/mach/
A Dhardware.h94 #define KS2_DDR3_PLLCTRL_PHY_RESET 0x80000000 macro

Completed in 5 milliseconds