Home
last modified time | relevance | path

Searched refs:KS2_DDRPHY_PGCR1_OFFSET (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-keystone/
A Dddr3.c37 tmp = __raw_readl(base + KS2_DDRPHY_PGCR1_OFFSET); in ddr3_init_ddrphy()
40 __raw_writel(tmp, base + KS2_DDRPHY_PGCR1_OFFSET); in ddr3_init_ddrphy()
/u-boot/arch/arm/mach-keystone/include/mach/
A Dhardware.h29 #define KS2_DDRPHY_PGCR1_OFFSET 0x0C macro

Completed in 4 milliseconds