Home
last modified time | relevance | path

Searched refs:L1CSR0_CPE (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/powerpc/cpu/mpc85xx/
A Drelease.S128 lis r3,(L1CSR0_CPE|L1CSR0_DCE)@h
129 ori r3,r3,(L1CSR0_CPE|L1CSR0_DCE)@l
A Dstart.S764 lis r3,(L1CSR0_CPE|L1CSR0_DCE)@h
765 ori r3,r3,(L1CSR0_CPE|L1CSR0_DCE)@l
1374 ori r0,r0,(L1CSR0_CPE | L1CSR0_DCE)@l
1375 oris r0,r0,(L1CSR0_CPE | L1CSR0_DCE)@h
/u-boot/arch/powerpc/include/asm/
A Dprocessor.h486 #define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */ macro

Completed in 26 milliseconds