Home
last modified time | relevance | path

Searched refs:LOCK (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-zynqmp/
A Dmp.c15 #define LOCK 0 macro
68 if (mode == LOCK) { in set_r5_halt_mode()
83 if (mode == LOCK) { in set_r5_tcm_mode()
104 if (mode == LOCK) in set_r5_reset()
118 if (mode == LOCK) in release_r5_reset()
144 set_r5_reset(LOCK); in cpu_disable()
214 set_r5_tcm_mode(LOCK); in initialize_tcm()
217 release_r5_reset(LOCK); in initialize_tcm()
271 set_r5_reset(LOCK); in cpu_release()
272 set_r5_tcm_mode(LOCK); in cpu_release()
[all …]
/u-boot/drivers/watchdog/
A Dsp805_wdt.c33 #define LOCK 0x00000001 macro
49 writel(LOCK, priv->reg + WDTLOCK); in sp805_wdt_reset()
82 writel(LOCK, priv->reg + WDTLOCK); in sp805_wdt_start()
94 writel(LOCK, priv->reg + WDTLOCK); in sp805_wdt_stop()
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dsdram_px30.h51 #define LOCK(n) (((n) >> 10) & 0x1) macro
A Dsdram_rk3328.h71 #define LOCK(n) (((n) >> 10) & 0x1) macro
/u-boot/drivers/ram/rockchip/
A Dsdram_rk3328.c111 if (LOCK(readl(&dram->cru->dpll_con[1]))) in rkclk_set_dpll()
A Dsdram_px30.c190 if (LOCK(readl(&dram->cru->pll[1].con1))) in rkclk_set_dpll()

Completed in 10 milliseconds