Home
last modified time | relevance | path

Searched refs:MAX_LATENCY_COUNT_WIDTH (Results 1 – 14 of 14) sorted by relevance

/u-boot/board/altera/arria5-socdk/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/altera/cyclone5-socdk/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/aries/mcvevk/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/is1/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/keymile/secu1/qts/
A Dsdram_config.h145 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/softing/vining_fpga/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/sr1500/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/devboards/dbm-soc1/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/ebv/socrates/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/terasic/de10-nano/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/terasic/de0-nano-soc/qts/
A Dsdram_config.h152 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/terasic/de1-soc/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/board/terasic/sockit/qts/
A Dsdram_config.h150 #define MAX_LATENCY_COUNT_WIDTH 5 macro
/u-boot/arch/arm/mach-socfpga/
A Dwrap_sdram_config.c297 .max_latency_count_width = MAX_LATENCY_COUNT_WIDTH,

Completed in 19 milliseconds