Searched refs:MII_ACC_MII_BUSY (Results 1 – 4 of 4) sorted by relevance
213 while (smc911x_get_mac_csr(priv, MII_ACC) & MII_ACC_MII_BUSY) in smc911x_eth_phy_read()217 MII_ACC_MII_BUSY); in smc911x_eth_phy_read()219 while (smc911x_get_mac_csr(priv, MII_ACC) & MII_ACC_MII_BUSY) in smc911x_eth_phy_read()230 while (smc911x_get_mac_csr(priv, MII_ACC) & MII_ACC_MII_BUSY) in smc911x_eth_phy_write()235 phy << 11 | reg << 6 | MII_ACC_MII_BUSY | MII_ACC_MII_WRITE); in smc911x_eth_phy_write()237 while (smc911x_get_mac_csr(priv, MII_ACC) & MII_ACC_MII_BUSY) in smc911x_eth_phy_write()
305 #define MII_ACC_MII_BUSY 0x00000001 macro
65 MII_ACC, MII_ACC_MII_BUSY, in lan7x_phy_wait_not_busy()81 MII_ACC_MII_READ | MII_ACC_MII_BUSY; in lan7x_mdio_read()108 MII_ACC_MII_WRITE | MII_ACC_MII_BUSY; in lan7x_mdio_write()
80 #define MII_ACC_MII_BUSY BIT(0) macro
Completed in 6 milliseconds