Home
last modified time | relevance | path

Searched refs:MMC0_PLL_MASK (Results 1 – 8 of 8) sorted by relevance

/u-boot/arch/arm/include/asm/arch-rockchip/
A Dcru_rk3036.h157 MMC0_PLL_MASK = 3 << MMC0_PLL_SHIFT, enumerator
A Dcru_rk3128.h163 MMC0_PLL_MASK = 3 << MMC0_PLL_SHIFT, enumerator
A Dcru_rk322x.h171 MMC0_PLL_MASK = 3 << MMC0_PLL_SHIFT, enumerator
A Dcru_rk3288.h69 MMC0_PLL_MASK = 3 << MMC0_PLL_SHIFT, enumerator
/u-boot/drivers/clk/rockchip/
A Dclk_rk3036.c232 mux = (con & MMC0_PLL_MASK) >> MMC0_PLL_SHIFT; in rockchip_mmc_get_clk()
273 MMC0_PLL_MASK | MMC0_DIV_MASK, in rockchip_mmc_set_clk()
A Dclk_rk322x.c235 mux = (con & MMC0_PLL_MASK) >> MMC0_PLL_SHIFT; in rockchip_mmc_get_clk()
314 MMC0_PLL_MASK | MMC0_DIV_MASK, in rockchip_mmc_set_clk()
A Dclk_rk3128.c300 mux = (con & MMC0_PLL_MASK) >> MMC0_PLL_SHIFT; in rockchip_mmc_get_clk()
339 MMC0_PLL_MASK | MMC0_DIV_MASK, in rockchip_mmc_set_clk()
A Dclk_rk3288.c594 mux = (con & MMC0_PLL_MASK) >> MMC0_PLL_SHIFT; in rockchip_mmc_get_clk()
643 MMC0_PLL_MASK | MMC0_DIV_MASK, in rockchip_mmc_set_clk()

Completed in 12 milliseconds