Home
last modified time | relevance | path

Searched refs:MMC_TIMING_UHS_SDR104 (Results 1 – 3 of 3) sorted by relevance

/u-boot/drivers/mmc/
A Dzynq_sdhci.c68 [UHS_SDR104] = MMC_TIMING_UHS_SDR104,
220 case MMC_TIMING_UHS_SDR104: in sdhci_zynqmp_sdcardclk_set_phase()
276 case MMC_TIMING_UHS_SDR104: in sdhci_zynqmp_sampleclk_set_phase()
331 case MMC_TIMING_UHS_SDR104: in sdhci_versal_sdcardclk_set_phase()
395 case MMC_TIMING_UHS_SDR104: in sdhci_versal_sampleclk_set_phase()
490 clk_data->clk_phase_out[MMC_TIMING_UHS_SDR104] = 90; in arasan_dt_parse_clk_phases()
515 arasan_dt_read_clk_phase(dev, MMC_TIMING_UHS_SDR104, in arasan_dt_parse_clk_phases()
A Dxenon_sdhci.c282 (priv->timing == MMC_TIMING_UHS_SDR104) || in xenon_mmc_phy_set()
/u-boot/include/
A Dmmc.h371 #define MMC_TIMING_UHS_SDR104 6 macro

Completed in 8 milliseconds