Searched refs:MMDC_P1_BASE_ADDR (Results 1 – 4 of 4) sorted by relevance
| /u-boot/board/wandboard/ |
| A D | spl.c | 327 writel(0x00000004, MMDC_P1_BASE_ADDR + 0x80c); in spl_dram_init_imx6qp_lpddr3()
328 writel(0x00000000, MMDC_P1_BASE_ADDR + 0x810); in spl_dram_init_imx6qp_lpddr3()
335 writel(0x03000310, MMDC_P1_BASE_ADDR + 0x83c); in spl_dram_init_imx6qp_lpddr3()
336 writel(0x0268023C, MMDC_P1_BASE_ADDR + 0x840); in spl_dram_init_imx6qp_lpddr3()
338 writel(0x36302C3C, MMDC_P1_BASE_ADDR + 0x848); in spl_dram_init_imx6qp_lpddr3()
340 writel(0x483A4844, MMDC_P1_BASE_ADDR + 0x850); in spl_dram_init_imx6qp_lpddr3()
345 writel(0x33333333, MMDC_P1_BASE_ADDR + 0x81c); in spl_dram_init_imx6qp_lpddr3()
346 writel(0x33333333, MMDC_P1_BASE_ADDR + 0x820); in spl_dram_init_imx6qp_lpddr3()
347 writel(0x33333333, MMDC_P1_BASE_ADDR + 0x824); in spl_dram_init_imx6qp_lpddr3()
348 writel(0x33333333, MMDC_P1_BASE_ADDR + 0x828); in spl_dram_init_imx6qp_lpddr3()
[all …]
|
| /u-boot/arch/arm/mach-imx/mx6/ |
| A D | ddr.c | 56 struct mmdc_p_regs *mmdc1 = (struct mmdc_p_regs *)MMDC_P1_BASE_ADDR; in force_delay_measurement()
110 struct mmdc_p_regs *mmdc1 = (struct mmdc_p_regs *)MMDC_P1_BASE_ADDR; in mmdc_do_write_level_calibration()
294 struct mmdc_p_regs *mmdc1 = (struct mmdc_p_regs *)MMDC_P1_BASE_ADDR; in mmdc_do_dqs_calibration()
1292 mmdc1 = (struct mmdc_p_regs *)MMDC_P1_BASE_ADDR; in mx6_ddr3_cfg()
1653 struct mmdc_p_regs *mmdc1 = (struct mmdc_p_regs *)MMDC_P1_BASE_ADDR; in mmdc_read_calibration()
|
| /u-boot/board/freescale/mx6qarm2/ |
| A D | imximage_mx6dl.cfg | 140 /* MMDC_P1_BASE_ADDR = 0x021b4000 */
|
| /u-boot/arch/arm/include/asm/arch-mx6/ |
| A D | imx-regs.h | 277 #define MMDC_P1_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x34000) macro
|
Completed in 15 milliseconds