Searched refs:MXS_DRAM_BASE (Results 1 – 2 of 2) sorted by relevance
| /u-boot/arch/arm/cpu/arm926ejs/mxs/ |
| A D | spl_mem_init.c | 109 writel(mxs_dram_vals[i], MXS_DRAM_BASE + (4 * i)); in initialize_dram_values()
132 writel(mxs_dram_vals[i], MXS_DRAM_BASE + (4 * i)); in initialize_dram_values()
139 writel((1 << 24), MXS_DRAM_BASE + (4 * 8)); in initialize_dram_values()
291 setbits_le32(MXS_DRAM_BASE + 0x20, 1 << 16); in mx23_mem_init()
293 clrbits_le32(MXS_DRAM_BASE + 0x40, 1 << 17); in mx23_mem_init()
306 setbits_le32(MXS_DRAM_BASE + 0x40, 1 << 19); in mx23_mem_init()
307 setbits_le32(MXS_DRAM_BASE + 0x40, 1 << 11); in mx23_mem_init()
328 clrbits_le32(MXS_DRAM_BASE + 0x40, 1); in mx28_mem_init()
333 clrbits_le32(MXS_DRAM_BASE + 0x44, 1); in mx28_mem_init()
336 setbits_le32(MXS_DRAM_BASE + 0x40, 1); in mx28_mem_init()
[all …]
|
| /u-boot/arch/arm/include/asm/arch-mxs/ |
| A D | regs-base.h | 57 #define MXS_DRAM_BASE 0x800E0000 macro
113 #define MXS_DRAM_BASE 0x800E0000 macro
|
Completed in 3 milliseconds