Home
last modified time | relevance | path

Searched refs:NONE (Results 1 – 25 of 65) sorted by relevance

123

/u-boot/arch/powerpc/cpu/mpc85xx/
A Dp2041_serdes.c20 PCIE2, PCIE2, PCIE2, NONE, NONE, NONE, NONE, SATA1,
21 SATA2, NONE, NONE, NONE, NONE, },
24 XAUI_FM1, XAUI_FM1, NONE, NONE, NONE, NONE, },
27 PCIE3, NONE, NONE, NONE, NONE, },
34 NONE, NONE, NONE, },
36 SGMII_FM1_DTSEC4, NONE, NONE, NONE, NONE, SATA1, SATA2, NONE,
37 NONE, NONE, NONE, },
40 XAUI_FM1, NONE, NONE, NONE, NONE, },
43 NONE, NONE, SATA1, SATA2, NONE, NONE, NONE, NONE, },
46 NONE, NONE, SATA1, SATA2, NONE, NONE, NONE, NONE, },
[all …]
A Dt4240_serdes.c268 {1, {NONE, NONE, NONE, NONE,
271 {2, {NONE, NONE, NONE, NONE,
274 {4, {NONE, NONE, NONE, NONE,
277 {27, {NONE, NONE, NONE, NONE,
280 {28, {NONE, NONE, NONE, NONE,
283 {35, {NONE, NONE, NONE, NONE,
286 {36, {NONE, NONE, NONE, NONE,
289 {37, {NONE, NONE, NONE, NONE,
291 {38, {NONE, NONE, NONE, NONE,
425 {11, {NONE, NONE, NONE, NONE,
[all …]
A Dp1022_serdes.c20 [0x00] = {NONE, NONE, NONE, NONE},
21 [0x01] = {NONE, NONE, NONE, NONE},
22 [0x02] = {NONE, NONE, NONE, NONE},
23 [0x03] = {NONE, NONE, NONE, NONE},
24 [0x04] = {NONE, NONE, NONE, NONE},
27 [0x09] = {PCIE1, NONE, NONE, NONE},
51 [0x04] = {NONE, NONE},
53 [0x07] = {NONE, NONE},
56 [0x0b] = {NONE, NONE},
59 [0x0f] = {NONE, NONE},
[all …]
A Db4860_serdes.c192 NONE, NONE, NONE, NONE} },
195 NONE, NONE, NONE, NONE} },
198 NONE, NONE, NONE, NONE} },
200 NONE, NONE, NONE, NONE} },
202 NONE, NONE, NONE, NONE} },
204 NONE, NONE, NONE, NONE} },
212 NONE, NONE, NONE, NONE} },
215 NONE, NONE, NONE, NONE} },
218 NONE, NONE, NONE, NONE} },
227 NONE, NONE, NONE, NONE} },
[all …]
A Dmpc8544_serdes.c19 [0x2] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
20 [0x3] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
28 [0x1] = {NONE, NONE, SGMII_TSEC1, SGMII_TSEC3},
29 [0x3] = {NONE, NONE, SGMII_TSEC1, SGMII_TSEC3},
30 [0x5] = {NONE, NONE, SGMII_TSEC1, SGMII_TSEC3},
31 [0x6] = {PCIE3, NONE, NONE, NONE},
39 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
61 if (serdes1_prtcl_map & (1 << NONE) && in fsl_serdes_init()
62 serdes2_prtcl_map & (1 << NONE)) in fsl_serdes_init()
77 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
[all …]
A Dmpc8572_serdes.c18 [0x2] = {PCIE1, PCIE1, PCIE1, PCIE1, NONE, NONE, NONE, NONE},
20 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
24 [0xd] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
25 [0xe] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
31 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
45 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
73 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
A Dp3041_serdes.c24 NONE, NONE, SATA1, SATA2, },
38 NONE, NONE, SATA1, SATA2, },
49 NONE, NONE, },
52 NONE, NONE, SATA1, SATA2, },
66 NONE, NONE, SATA1, SATA2, },
73 NONE, NONE, },
80 NONE, NONE, },
87 NONE, NONE, SATA1, SATA2, },
90 NONE, NONE, SATA1, SATA2, },
94 NONE, NONE, },
[all …]
A Dp5020_serdes.c24 NONE, NONE, SATA1, SATA2, },
38 NONE, NONE, SATA1, SATA2, },
49 NONE, NONE, },
52 NONE, NONE, SATA1, SATA2, },
66 NONE, NONE, SATA1, SATA2, },
73 NONE, NONE, },
80 NONE, NONE, },
87 NONE, NONE, SATA1, SATA2, },
90 NONE, NONE, SATA1, SATA2, },
94 NONE, NONE, },
[all …]
A Dc29x_serdes.c26 {3, {PCIE1, PCIE1, NONE, NONE} },
27 {4, {PCIE1, PCIE1, NONE, NONE} },
28 {5, {PCIE1, NONE, NONE, NONE} },
29 {6, {PCIE1, NONE, NONE, NONE} },
35 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
50 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
70 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
A Dp1010_serdes.c20 [0x00] = {NONE, NONE, NONE, NONE},
23 [0x03] = {NONE, SGMII_TSEC1, SGMII_TSEC2, SGMII_TSEC3},
27 [0x00] = {NONE, NONE},
38 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
46 if (!(serdes2_prtcl_map & (1 << NONE))) in is_serdes_configured()
60 if (serdes1_prtcl_map & (1 << NONE) && in fsl_serdes_init()
61 serdes2_prtcl_map & (1 << NONE)) in fsl_serdes_init()
76 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
89 serdes2_prtcl_map |= (1 << NONE); in fsl_serdes_init()
A Dmpc8548_serdes.c20 [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
21 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
27 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
41 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
57 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
A Dmpc8568_serdes.c20 [0x5] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
21 [0x6] = {NONE, NONE, NONE, NONE, SRIO1, SRIO1, SRIO1, SRIO1},
27 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
41 if (serdes1_prtcl_map & (1 << NONE)) in fsl_serdes_init()
57 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
/u-boot/drivers/pinctrl/mscc/
A Dpinctrl-serval.c96 MSCC_P(0, SIO, NONE, NONE);
97 MSCC_P(1, SIO, NONE, NONE);
98 MSCC_P(2, SIO, NONE, NONE);
99 MSCC_P(3, SIO, NONE, NONE);
100 MSCC_P(4, TACHO, NONE, NONE);
101 MSCC_P(5, PWM, NONE, NONE);
102 MSCC_P(6, TWI, NONE, NONE);
118 MSCC_P(22, NONE, NONE, NONE);
119 MSCC_P(23, NONE, NONE, NONE);
120 MSCC_P(24, NONE, NONE, NONE);
[all …]
A Dpinctrl-luton.c53 MSCC_P(0, SIO, NONE, NONE);
54 MSCC_P(1, SIO, NONE, NONE);
55 MSCC_P(2, SIO, NONE, NONE);
56 MSCC_P(3, SIO, NONE, NONE);
57 MSCC_P(4, TACHO, NONE, NONE);
58 MSCC_P(5, TWI, PHY_LED, NONE);
59 MSCC_P(6, TWI, PHY_LED, NONE);
60 MSCC_P(7, NONE, PHY_LED, NONE);
82 MSCC_P(29, PWM, NONE, NONE);
83 MSCC_P(30, UART, NONE, NONE);
[all …]
A Dpinctrl-jr2.c122 JR2_P(0, SG0, NONE);
123 JR2_P(1, SG0, NONE);
124 JR2_P(2, SG0, NONE);
125 JR2_P(3, SG0, NONE);
126 JR2_P(4, SG1, NONE);
127 JR2_P(5, SG1, NONE);
130 JR2_P(8, PTP0, NONE);
182 JR2_P(60, NONE, NONE);
183 JR2_P(61, NONE, NONE);
184 JR2_P(62, NONE, NONE);
[all …]
A Dpinctrl-servalt.c122 MSCC_P(0, SIO, NONE, NONE);
123 MSCC_P(1, SIO, NONE, NONE);
124 MSCC_P(2, SIO, NONE, NONE);
125 MSCC_P(3, SIO, NONE, NONE);
128 MSCC_P(6, UART, NONE, NONE);
129 MSCC_P(7, UART, NONE, NONE);
143 MSCC_P(21, UART2, NONE, NONE);
146 MSCC_P(24, TWI, NONE, NONE);
151 MSCC_P(29, TWI_SCL_M, NONE, NONE);
152 MSCC_P(30, TWI_SCL_M, NONE, NONE);
[all …]
A Dpinctrl-ocelot.c88 MSCC_P(0, SG0, NONE, NONE);
89 MSCC_P(1, SG0, NONE, NONE);
90 MSCC_P(2, SG0, NONE, NONE);
91 MSCC_P(3, SG0, NONE, NONE);
94 MSCC_P(6, UART, TWI_SCL_M, NONE);
95 MSCC_P(7, UART, TWI_SCL_M, NONE);
104 MSCC_P(16, TWI, NONE, SI);
106 MSCC_P(18, PTP0, TWI_SCL_M, NONE);
107 MSCC_P(19, PTP1, TWI_SCL_M, NONE);
108 MSCC_P(20, RECO_CLK0, TACHO, NONE);
[all …]
/u-boot/arch/arm/mach-tegra/tegra114/
A Dclock.c68 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
71 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
74 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
77 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
80 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
83 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
86 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
89 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
92 CLK(EPCI), CLK(NONE), CLK(NONE), CLK(NONE),
98 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
[all …]
/u-boot/arch/arm/mach-tegra/tegra210/
A Dclock.c82 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
85 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
88 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
91 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
94 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
97 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
100 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
109 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
112 { CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
113 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
[all …]
/u-boot/arch/arm/mach-tegra/tegra124/
A Dclock.c78 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
81 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
84 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
87 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
90 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
93 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
96 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
105 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
108 { CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
109 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
[all …]
/u-boot/arch/arm/mach-tegra/tegra30/
A Dclock.c68 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
71 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
74 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
77 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
80 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
83 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
86 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
89 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
92 CLK(EPCI), CLK(NONE), CLK(NONE), CLK(NONE),
98 CLK(NONE), CLK(NONE), CLK(NONE), CLK(NONE),
[all …]
/u-boot/arch/powerpc/cpu/mpc86xx/
A Dmpc8610_serdes.c21 [0x7] = {NONE, NONE, NONE, NONE},
27 [0x7] = {NONE, NONE, NONE, NONE},
34 if (!(serdes1_prtcl_map & (1 << NONE))) in is_serdes_configured()
42 if (!(serdes2_prtcl_map & (1 << NONE))) in is_serdes_configured()
57 if (serdes1_prtcl_map & (1 << NONE) && in fsl_serdes_init()
58 serdes2_prtcl_map & (1 << NONE)) in fsl_serdes_init()
73 serdes1_prtcl_map |= (1 << NONE); in fsl_serdes_init()
86 serdes2_prtcl_map |= (1 << NONE); in fsl_serdes_init()
/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
A Dls1012a_serdes.c16 {0x2208, {SGMII_2500_FM1_DTSEC1, SGMII_2500_FM1_DTSEC2, NONE, SATA1} },
17 {0x0008, {NONE, NONE, NONE, SATA1} },
18 {0x3508, {SGMII_FM1_DTSEC1, PCIE1, NONE, SATA1} },
19 {0x3305, {SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2, NONE, PCIE1} },
20 {0x2205, {SGMII_2500_FM1_DTSEC1, SGMII_2500_FM1_DTSEC2, NONE, PCIE1} },
21 {0x2305, {SGMII_2500_FM1_DTSEC1, SGMII_FM1_DTSEC2, NONE, PCIE1} },
22 {0x9508, {TX_CLK, PCIE1, NONE, SATA1} },
23 {0x3905, {SGMII_FM1_DTSEC1, TX_CLK, NONE, PCIE1} },
24 {0x9305, {TX_CLK, SGMII_FM1_DTSEC2, NONE, PCIE1} },
68 if (ptr->lanes[i] != NONE) in is_serdes_prtcl_valid()
A Dls1046a_serdes.c28 {0x1040, {XFI_FM1_MAC9, NONE, QSGMII_FM1_A, NONE} },
29 {0x2040, {SGMII_2500_FM1_DTSEC9, NONE, QSGMII_FM1_A, NONE} },
37 {0x3040, {SGMII_FM1_DTSEC9, NONE, QSGMII_FM1_A, NONE} },
46 {0x5506, {PCIE1, PCIE2, NONE, PCIE3} },
47 {0x0506, {NONE, PCIE2, NONE, PCIE3} },
48 {0x0559, {NONE, PCIE2, PCIE3, SATA1} },
50 {0x5A06, {PCIE1, SGMII_FM1_DTSEC2, NONE, PCIE3} },
95 if (ptr->lanes[i] != NONE) in is_serdes_prtcl_valid()
/u-boot/arch/arm/mach-tegra/tegra20/
A Dclock.c248 NONE(CPU),
251 NONE(AC97),
252 NONE(RTC),
253 NONE(TMR),
275 NONE(ISP),
283 NONE(VCP),
288 NONE(MEM),
292 NONE(KBC),
294 NONE(PMC),
308 NONE(DSI),
[all …]

Completed in 64 milliseconds

123