Home
last modified time | relevance | path

Searched refs:PAD_CTL_DSE6 (Results 1 – 17 of 17) sorted by relevance

/u-boot/board/beacon/imx8mn/
A Dspl.c71 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
72 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
73 #define PWM1_PAD_CTRL (PAD_CTL_FSEL2 | PAD_CTL_DSE6)
/u-boot/board/phytec/phycore_imx8mp/
A Dspl.c36 #define I2C_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | PAD_CTL_PE)
79 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
80 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/board/google/imx8mq_phanbell/
A Dimx8mq_phanbell.c27 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
29 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE)
A Dspl.c57 #define USDHC_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | \
/u-boot/board/freescale/imx8mq_evk/
A Dimx8mq_evk.c32 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
34 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE)
A Dspl.c45 #define I2C_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE)
81 #define USDHC_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | \
/u-boot/board/freescale/imx8mn_evk/
A Dspl.c65 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
66 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/board/phytec/phycore_imx8mm/
A Dspl.c67 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
68 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE)
/u-boot/board/freescale/imx8mp_evk/
A Dimx8mp_evk.c23 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
24 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
A Dspl.c50 #define I2C_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/board/beacon/imx8mm/
A Dspl.c62 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
63 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/board/freescale/imx8mm_evk/
A Dspl.c67 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
68 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/board/technexion/pico-imx8mq/
A Dpico-imx8mq.c30 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
32 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE)
A Dspl.c116 #define USDHC_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | \
/u-boot/board/gateworks/venice/
A Dspl.c60 #define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
61 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/board/toradex/verdin-imx8mm/
A Dspl.c79 #define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
/u-boot/arch/arm/include/asm/mach-imx/
A Diomux-v3.h96 #define PAD_CTL_DSE6 (0x6 << 0) macro

Completed in 12 milliseconds