Home
last modified time | relevance | path

Searched refs:PAD_CTL_HYS (Results 1 – 25 of 88) sorted by relevance

1234

/u-boot/board/barco/platinum/
A Dplatinum.h17 PAD_CTL_HYS)
20 PAD_CTL_HYS)
23 PAD_CTL_HYS)
26 PAD_CTL_HYS)
29 PAD_CTL_HYS)
32 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
35 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
38 PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
43 PAD_CTL_HYS)
47 PAD_CTL_HYS)
/u-boot/board/liebherr/display5/
A Dcommon.h12 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
16 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
20 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
22 #define SPI_PAD_CTRL (PAD_CTL_HYS | \
28 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
/u-boot/board/gateworks/gw_ventana/
A Dcommon.h20 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
24 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
28 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
30 #define SPI_PAD_CTRL (PAD_CTL_HYS | \
35 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
40 PAD_CTL_DSE_34ohm | PAD_CTL_HYS | PAD_CTL_SRE_FAST)
/u-boot/board/tqc/tqma6/
A Dtqma6_mba6.c36 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
39 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
42 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
45 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
48 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
51 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
54 PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
A Dtqma6.c38 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
41 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
44 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
47 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
50 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
53 PAD_CTL_DSE_80ohm | PAD_CTL_HYS | \
A Dtqma6_wru4.c39 PAD_CTL_HYS | \
62 PAD_CTL_HYS | \
70 PAD_CTL_HYS | \
141 PAD_CTL_HYS | \
192 PAD_CTL_HYS | \
201 PAD_CTL_HYS | \
/u-boot/board/technologic/ts4800/
A Dts4800.c60 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_DSE_HIGH)
78 PAD_CTL_HYS | in setup_iomux_fec()
82 NEW_PAD_CTRL(MX51_PAD_EIM_CS2__FEC_RDATA2, PAD_CTL_HYS), in setup_iomux_fec()
129 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
133 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
135 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
137 PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | PAD_CTL_SRE_FAST), in board_mmc_init()
139 PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_SRE_FAST), in board_mmc_init()
140 NEW_PAD_CTRL(MX51_PAD_GPIO1_0__SD1_CD, PAD_CTL_HYS), in board_mmc_init()
141 NEW_PAD_CTRL(MX51_PAD_GPIO1_1__SD1_WP, PAD_CTL_HYS), in board_mmc_init()
/u-boot/board/freescale/mx53evk/
A Dmx53evk.c36 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
50 PAD_CTL_HYS | PAD_CTL_ODE)
121 NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS | in setup_iomux_fec()
125 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
127 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
132 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
134 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
136 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
166 #define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
168 #define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
/u-boot/board/menlo/m53menlo/
A Dm53menlo.c101 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
103 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
105 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
108 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
110 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
116 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
118 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
120 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
122 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
124 PAD_CTL_HYS | PAD_CTL_PKE), in setup_iomux_fec()
[all …]
/u-boot/board/BuR/brppt2/
A Dboard.c43 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
47 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
51 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
54 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
58 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
62 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
66 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
74 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
78 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
82 PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
/u-boot/board/seco/common/
A Dmx6.c34 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
49 PAD_CTL_HYS)
100 PAD_CTL_HYS)
/u-boot/board/warp/
A Dwarp.c35 PAD_CTL_SRE_FAST | PAD_CTL_HYS | \
40 PAD_CTL_SRE_FAST | PAD_CTL_HYS | \
45 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
/u-boot/board/kosagi/novena/
A Dnovena_spl.c35 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
40 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
45 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
49 PAD_CTL_PUS_22K_UP | PAD_CTL_HYS)
53 PAD_CTL_PUS_100K_UP | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
56 (PAD_CTL_HYS | \
63 PAD_CTL_DSE_240ohm | PAD_CTL_HYS | \
69 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
/u-boot/arch/arm/include/asm/arch-mx5/
A Diomux-mx51.h20 PAD_CTL_HYS | PAD_CTL_SRE_FAST)
23 PAD_CTL_HYS)
26 PAD_CTL_HYS)
28 PAD_CTL_PUS_100K_UP | PAD_CTL_HYS)
29 #define MX51_ECSPI_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_HYS | \
35 #define MX51_PAD_CTRL_2 (PAD_CTL_PKE | PAD_CTL_HYS)
36 #define MX51_PAD_CTRL_4 (PAD_CTL_PKE | PAD_CTL_DVS | PAD_CTL_HYS)
69 …0x468, 0x0d4, 3, 0x954, 0, PAD_CTL_PUS_22K_UP | PAD_CTL_SRE_FAST | PAD_CTL_DSE_HIGH | PAD_CTL_HYS),
195 …PAD_SD1_CLK__SD1_CLK = IOMUX_PAD(0x7a0, 0x398, 0x10, __NA_, 0, MX51_SDHCI_PAD_CTRL | PAD_CTL_HYS),
204 …PAD_SD2_CLK__SD2_CLK = IOMUX_PAD(0x7c0, 0x3b8, 0x10, __NA_, 0, MX51_SDHCI_PAD_CTRL | PAD_CTL_HYS),
/u-boot/board/freescale/mx51evk/
A Dmx51evk.c46 #define UART_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_DOWN | PAD_CTL_DSE_HIGH)
64 NEW_PAD_CTRL(MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI, PAD_CTL_HYS | in setup_iomux_spi()
66 NEW_PAD_CTRL(MX51_PAD_CSPI1_MISO__ECSPI1_MISO, PAD_CTL_HYS | in setup_iomux_spi()
72 NEW_PAD_CTRL(MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK, PAD_CTL_HYS | in setup_iomux_spi()
/u-boot/board/compulab/cl-som-imx7/
A Dmux.c23 PAD_CTL_HYS | PAD_CTL_PUE | \
42 PAD_CTL_PUS_PU100KOHM | PAD_CTL_HYS)
53 #define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SRE_SLOW | \
/u-boot/board/bachmann/ot1200/
A Dot1200.c37 OUTPUT_40OHM | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
41 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
44 PAD_CTL_HYS)
46 #define SPI_PAD_CTRL (PAD_CTL_HYS | OUTPUT_40OHM | \
50 PAD_CTL_HYS | PAD_CTL_ODE | PAD_CTL_SRE_FAST)
/u-boot/arch/arm/include/asm/mach-imx/
A Diomux-v3.h106 #define PAD_CTL_HYS (0x1 << 7) macro
130 #define PAD_CTL_HYS (0x1 << 3) macro
142 #define PAD_CTL_HYS (1 << 16) macro
220 #define PAD_CTL_HYS (1 << 8) macro
/u-boot/board/freescale/mx6ul_14x14_evk/
A Dmx6ul_14x14_evk.c40 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
44 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
51 #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
61 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
130 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
/u-boot/board/freescale/mx7dsabresd/
A Dmx7dsabresd.c32 PAD_CTL_PUS_PU100KOHM | PAD_CTL_HYS)
34 #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_PU100KOHM | \
37 #define NAND_PAD_CTRL (PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)
40 (PAD_CTL_HYS | PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_SRE_FAST)
/u-boot/board/embest/mx6boards/
A Dmx6boards.c48 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
52 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
56 PAD_CTL_HYS)
59 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
62 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
68 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
71 #define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
/u-boot/board/compulab/cm_fx6/
A Dcommon.c20 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
63 PAD_CTL_PUS_100K_DOWN | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
/u-boot/board/barco/titanium/
A Dtitanium.c31 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
34 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
37 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
40 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
/u-boot/board/technexion/pico-imx6ul/
A Dpico-imx6ul.c33 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
37 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
42 #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | PAD_CTL_PUE | \
/u-boot/board/toradex/colibri-imx6ull/
A Dcolibri-imx6ull.c37 #define LCD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | \
42 #define NAND_PAD_CTRL (PAD_CTL_DSE_48ohm | PAD_CTL_SRE_SLOW | PAD_CTL_HYS)

Completed in 23 milliseconds

1234