Searched refs:PLL_GPLL (Results 1 – 22 of 22) sorted by relevance
| /u-boot/include/dt-bindings/clock/ |
| A D | rk3036-cru.h | 13 #define PLL_GPLL 3 macro
|
| A D | rk3128-cru.h | 12 #define PLL_GPLL 3 macro
|
| A D | rk3228-cru.h | 13 #define PLL_GPLL 4 macro
|
| A D | rk3188-cru-common.h | 14 #define PLL_GPLL 4 macro
|
| A D | rk3368-cru.h | 23 #define PLL_GPLL 5 macro
|
| A D | rv1108-cru.h | 13 #define PLL_GPLL 2 macro
|
| A D | rk3288-cru.h | 11 #define PLL_GPLL 4 macro
|
| A D | rk3328-cru.h | 14 #define PLL_GPLL 4 macro
|
| A D | px30-cru.h | 180 #define PLL_GPLL 1 macro
|
| A D | rk3399-cru.h | 14 #define PLL_GPLL 5 macro
|
| /u-boot/drivers/clk/rockchip/ |
| A D | clk_rk322x.c | 398 case PLL_GPLL: in rk322x_clk_set_rate()
|
| A D | clk_rk3368.c | 467 case PLL_GPLL: in rk3368_clk_get_rate()
|
| A D | clk_px30.c | 1559 case PLL_GPLL: in px30_pmuclk_get_rate()
1579 case PLL_GPLL: in px30_pmuclk_set_rate()
|
| A D | clk_rk3288.c | 881 case PLL_GPLL: in rk3288_clk_set_rate()
|
| /u-boot/arch/arm/dts/ |
| A D | rk3036.dtsi | 106 assigned-clocks = <&cru PLL_GPLL>;
|
| A D | rk3128.dtsi | 253 assigned-clocks = <&cru PLL_GPLL>;
|
| A D | rk322x.dtsi | 326 assigned-clocks = <&cru PLL_GPLL>;
|
| A D | rk3399-gru.dtsi | 347 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| A D | rk3328.dtsi | 790 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
797 <&cru PLL_GPLL>, <&xin24m>,
|
| A D | rk3288.dtsi | 610 assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| A D | px30.dtsi | 787 clocks = <&xin24m>, <&pmucru PLL_GPLL>;
|
| A D | rk3399.dtsi | 1356 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
Completed in 43 milliseconds