Home
last modified time | relevance | path

Searched refs:PLL_LOCKED (Results 1 – 5 of 5) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A Dclock_init_exynos5.c824 while ((readl(&clk->apll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
840 while ((readl(&clk->kpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
850 while ((readl(&clk->mpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
857 while ((readl(&clk->dpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
865 while ((readl(&clk->epll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
872 while ((readl(&clk->cpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
879 while ((readl(&clk->ipll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
886 while ((readl(&clk->vpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
893 while ((readl(&clk->bpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
900 while ((readl(&clk->spll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
[all …]
A Dexynos5_setup.h157 #define PLL_LOCKED (1 << 29) macro
/u-boot/arch/arm/mach-exynos/include/mach/
A Ddp_info.h89 PLL_LOCKED enumerator
/u-boot/drivers/video/exynos/
A Dexynos_dp.c816 if (ret != PLL_LOCKED) { in exynos_dp_config_video()
A Dexynos_dp_lowlevel.c249 return PLL_LOCKED; in exynos_dp_get_pll_lock_status()

Completed in 11 milliseconds