Home
last modified time | relevance | path

Searched refs:PLL_POSTDIV2_MASK (Results 1 – 12 of 12) sorted by relevance

/u-boot/arch/arm/include/asm/arch-rockchip/
A Dcru_rk3036.h80 PLL_POSTDIV2_MASK = 7 << PLL_POSTDIV2_SHIFT, enumerator
A Dcru_rk3128.h89 PLL_POSTDIV2_MASK = 7 << PLL_POSTDIV2_SHIFT, enumerator
A Dcru_rk322x.h84 PLL_POSTDIV2_MASK = 7 << PLL_POSTDIV2_SHIFT, enumerator
A Dcru_px30.h134 PLL_POSTDIV2_MASK = 7 << PLL_POSTDIV2_SHIFT, enumerator
/u-boot/drivers/clk/rockchip/
A Dclk_rk3036.c72 rk_clrsetreg(&pll->con1, PLL_POSTDIV2_MASK | PLL_REFDIV_MASK, in rkclk_set_pll()
206 postdiv2 = (con & PLL_POSTDIV2_MASK) >> PLL_POSTDIV2_SHIFT; in rkclk_pll_get_rate()
A Dclk_rk322x.c71 rk_clrsetreg(&pll->con1, PLL_POSTDIV2_MASK | PLL_REFDIV_MASK, in rkclk_set_pll()
208 postdiv2 = (con & PLL_POSTDIV2_MASK) >> PLL_POSTDIV2_SHIFT; in rkclk_pll_get_rate()
A Dclk_rk3128.c66 rk_clrsetreg(&pll->con1, PLL_POSTDIV2_MASK | PLL_REFDIV_MASK, in rkclk_set_pll()
273 postdiv2 = (con & PLL_POSTDIV2_MASK) >> PLL_POSTDIV2_SHIFT; in rkclk_pll_get_rate()
A Dclk_rk3328.c67 PLL_POSTDIV2_MASK = 0x7 << PLL_POSTDIV2_SHIFT, enumerator
272 PLL_POSTDIV2_MASK | PLL_REFDIV_MASK, in rkclk_set_pll()
A Dclk_rk3399.c83 PLL_POSTDIV2_MASK = 0x7 << PLL_POSTDIV2_SHIFT, enumerator
353 PLL_POSTDIV2_MASK | PLL_POSTDIV1_MASK | in rkclk_set_pll()
A Dclk_px30.c244 rk_clrsetreg(&pll->con1, PLL_POSTDIV2_MASK | PLL_REFDIV_MASK, in rkclk_set_pll()
280 postdiv2 = (con & PLL_POSTDIV2_MASK) >> PLL_POSTDIV2_SHIFT; in rkclk_pll_get_rate()
/u-boot/arch/arm/include/asm/arch-rk3308/
A Dcru_rk3308.h111 PLL_POSTDIV2_MASK = 7 << PLL_POSTDIV2_SHIFT, enumerator
/u-boot/arch/arm/mach-rockchip/rk3036/
A Dsdram_rk3036.c343 rk_clrsetreg(&pll->con1, PLL_POSTDIV2_MASK | PLL_REFDIV_MASK, in rkdclk_init()

Completed in 39 milliseconds