Home
last modified time | relevance | path

Searched refs:PUP_RL_MODE (Results 1 – 3 of 3) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
A Dddr3_read_leveling.c107 ddr3_read_pup_reg(PUP_RL_MODE, cs, in ddr3_read_leveling_hw()
121 ddr3_read_pup_reg(PUP_RL_MODE + 0x1, in ddr3_read_leveling_hw()
293 ddr3_write_pup_reg(PUP_RL_MODE, cs, pup_num, phase, in ddr3_read_leveling_sw()
443 ddr3_write_pup_reg(PUP_RL_MODE, cs, PUP_BC, phase, delay); in ddr3_read_leveling_single_cs_rl_mode()
732 reg = ddr3_read_pup_reg(PUP_RL_MODE + 0x1, cs, pup); in ddr3_read_leveling_single_cs_rl_mode()
797 ddr3_write_pup_reg(PUP_RL_MODE, cs, PUP_BC, phase, delay); in ddr3_read_leveling_single_cs_window_mode()
1207 reg = ddr3_read_pup_reg(PUP_RL_MODE + 0x1, cs, pup); in ddr3_read_leveling_single_cs_window_mode()
A Dddr3_hw_training.c574 if (mode == PUP_RL_MODE) { in ddr3_write_pup_reg()
707 mode_config[RL_MODE_] = PUP_RL_MODE; in ddr3_save_training()
1056 reg = ddr3_read_pup_reg(PUP_RL_MODE, cs, pup); in ddr3_get_min_max_rl_phase()
A Dddr3_hw_training.h147 #define PUP_RL_MODE 0x2 macro

Completed in 6 milliseconds