Home
last modified time | relevance | path

Searched refs:RCC_PLL1DIVR_DIVQ1_SHIFT (Results 1 – 1 of 1) sorted by relevance

/u-boot/drivers/clk/
A Dclk_stm32h7.c57 #define RCC_PLL1DIVR_DIVQ1_SHIFT 16 macro
403 pll1divr |= (sys_pll_psc.divq - 1) << RCC_PLL1DIVR_DIVQ1_SHIFT; in configure_clocks()
540 divq1 = (divq1 >> RCC_PLL1DIVR_DIVQ1_SHIFT) + 1; in stm32_get_PLL1_rate()

Completed in 4 milliseconds