Home
last modified time | relevance | path

Searched refs:REG_DRAM_PHY_CONFIG_ADDR (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
A Dddr3_dfs.c642 reg = reg_read(REG_DRAM_PHY_CONFIG_ADDR) & REG_DRAM_PHY_CONFIG_MASK; in ddr3_dfs_high_2_low()
645 dfs_reg_write(REG_DRAM_PHY_CONFIG_ADDR, reg); in ddr3_dfs_high_2_low()
647 reg = (reg_read(REG_DRAM_PHY_CONFIG_ADDR) | ~REG_DRAM_PHY_CONFIG_MASK); in ddr3_dfs_high_2_low()
650 dfs_reg_write(REG_DRAM_PHY_CONFIG_ADDR, reg); in ddr3_dfs_high_2_low()
1017 reg = reg_read(REG_DRAM_PHY_CONFIG_ADDR) & REG_DRAM_PHY_CONFIG_MASK; in ddr3_dfs_low_2_high()
1020 dfs_reg_write(REG_DRAM_PHY_CONFIG_ADDR, reg); in ddr3_dfs_low_2_high()
1023 reg = reg_read(REG_DRAM_PHY_CONFIG_ADDR) | ~REG_DRAM_PHY_CONFIG_MASK; in ddr3_dfs_low_2_high()
1026 dfs_reg_write(REG_DRAM_PHY_CONFIG_ADDR, reg); in ddr3_dfs_low_2_high()
1370 dfs_reg_write(REG_DRAM_PHY_CONFIG_ADDR, reg); in ddr3_dfs_low_2_high()
1381 reg = reg_read(REG_DRAM_PHY_CONFIG_ADDR) | ~REG_DRAM_PHY_CONFIG_MASK; in ddr3_dfs_low_2_high()
[all …]
A Dddr3_axp.h289 #define REG_DRAM_PHY_CONFIG_ADDR 0x15EC macro
A Dddr3_init.c121 debug_print_reg(REG_DRAM_PHY_CONFIG_ADDR); in print_dunit_setup()
A Dddr3_spd.c1184 reg_write(REG_DRAM_PHY_CONFIG_ADDR, reg);

Completed in 11 milliseconds